

Open-Source FPGA Development Can Anyone Build an FPGA Now?

FPT'23 Conference

December 14, 2023



Who I Am



- 25+ years of experience in the FPGA industry
 - 7+ years President and CEO
 - 20+ years Engineering, Product Line Mgmt, Marketing, Sales
- Board Director of the Global Semiconductor Alliance (GSA)
- Founding Board Director of the Open-Source FPGA Foundation
- Patent in Configurable Computational Unit Embedded in Programmable Device
- B.S. Computer Engineering from Santa Clara University
- Previously, an Adjunct Lecturer at Santa Clara University for Programmable Logic course




Thank You To All the Open-Source Developers

QuickLogic – All Things FPGA







Can we become the "RedHat" of FPGA Technology?

Trivia Question:

How Many **Companies Have** Tried to Build FPGAS.?


...and are defunct?





How many companies have tried to develop and sell FPGAs and failed?


(i) Start presenting to display the poll results on this slide.



Source: https://www.edn.com/fpga-startups-stare-down-giants-and-ghosts/



An FPGA Survivor




6/7nm*, 12nm, 16nm, 22nm, 28nm, 40nm, 65nm, 90nm, 130nm, 180nm, 0.25μm, 0.35μm, 0.65μm Bulk CMOS, FDSOI, Radiation-Hardened

500+ person years invested in our FPGA architecture and software



From eFPGA IP to FPGAs to FPGA-Based SoCs


eFPGA IP Process: Multiple



Low Power FPGAs Process: Multiple



FPGA-Based SoCs Process: 40nm and 22nm







Why So Difficult?

Trivia Question:

Is the Challenge Software or Silicon?





Is the challenge FPGA User Tools Software or Silicon Design?

(i) Start presenting to display the poll results on this slide.

Bringing Open-Source to FPGA Technology






Software: Proprietary FPGA User Tools

THE Walled Garden

Proprietary FPGA Tools 25 Years Ago...




Proprietary 3rd Party Open-Source



Software: Open-Source FPGA User Tools

Options for Open-Source FPGA User Tools Today...



FPGA Silicon: The "Old Way" of Design

Choose Configuration Memory

Technology Attributes	Reprogrammable	One-Time Programmable (OTP)
Non-Volatile	Flash, MRAM, ReRAM	Antifuse
Volatile	SRAM	n/a



Model Architecture



1+ Years



Develop on Target Foundry / Process




1+ Years



Simulate – Optimize – Extract



1/2+ Year



Result – Entire Team



1-2+ Years



FPGA Silicon: Open-Source, Automated Workflows

Model Architecture





Develop on Target Foundry / Process





Optimize FPGA Core






Result – Entire Team





OpenFPGA Development Workflow





If Open-Source Tools Exist, Why Not Adopt Them?

Quality of Results

Humans like Routine

Change is Painful

Change is Risk

Forcing Function for Change

Is data the new oil?


No, Metadata is.

Data itself isn't as valuable as the information latent in the data.

Metadata is the "Data about Data".

A DAY IN DATA

The exponential growth of data is undisputed, but the numbers behind this explosion - fuelled by internet of things and the use of connected devcies - are hard to comprehend, particularly when looked at in the context of one day



DEMYSTIFIYING DATA UNITS


From the more familiar 'bit' or 'megabyte', larger units of measurement are more frequently being used to explain the masses of data

Unit		Value	Size
	bit	0 or 1	1/8 of a byte
	byte	8 bits	1 byte
KВ	kilobyte	1,000 bytes	1,000 bytes
	megabyte	1,000² bytes	1,000,000 bytes
GB	gigabyte	1,000 ³ bytes	1,000,000,000 bytes
	terabyte	1,000 ⁴ bytes	1,000,000,000,000 bytes
РВ	petabyte	1,000 ^s bytes	1,000,000,000,000,000 bytes
	exabyte	1,000° bytes	1,000,000,000,000,000,000 bytes
ŻВ	zettabyte	1,000 ⁷ bytes	1,000,000,000,000,000,000,000 bytes
	yottabyte	1,000 ^s bytes	1,000,000,000,000,000,000,000,000 bytes
		-	

nate "b" is used as an abbreviation for bits, while as unnecesse "B" represents both









to be generated from wearable devices by 2020

5bn

3.5bn

Smart insights

"Expectations are for tens or hundreds of billions of devices over the next few years."

Peter Warden, Google



2013

watch time

2020

Searches made a day

Face.

Searches made a day from Google



to be generated from wearable devices by 2020

How Do We Scale the Metadata Economy?

Machine Learning Transforms Data into Metadata


Examples of Machine Learning Making an Impact





Explosive Growth of Machine Learning Research

ML Arxiv Papers
 Moore's Law growth rate (2x/2 years)





Source: <u>https://arxiv.org/ftp/arxiv/papers/1911/1911.05289.pdf</u>, Jeffrey Dean, Google Research



What Will Unleash the Potential of ML?

Technology Stack for AI

The technology stack for artificial intelligence (AI) contains nine layers.


Technology	Stack	Definition	Memory	
Services	Solution and use case	Integrated solutions that include training data, models, hardware, and other components (eg, voice-recognition systems)	 Electronic data repository for short-term storage during processing Memory typically consists of 	
Training Data types		Data presented to AI systems for analysis	DRAM ¹	
Platform	Methods	Techniques for optimizing weights given to model inputs	 Storage Electronic repository for long-term storage of large data sets Storage typically consists of 	
	Architecture	Structured approach to extract features from data (eg, convolutional or recurrent neural networks)		
	Algorithm	A set of rules that gradually modifies the weights given to certain model inputs within the neural network during training to optimize inference	NAND ² Logic Processor optimized to calculate neural network operations, ie, convolution and matrix multiplication	
	Framework	Software packages to define architectures and invoke algorithms on the hardware through the interface		
Interface	Interface systems	Systems within framework that determine and facilitate communication pathways between software and underlying hardware	 Logic devices are typically CPU, GPU, FPGA, and/or ASIC³ 	
Hardware	Head node	Hardware unit that orchestrates and coordinates computations among accelerators	 Networking Switches, routers, and other equipment used to link servers in the cloud and to connect edge devices 	
	Accelerator	Silicon chip designed to perform highly parallel operations required by AI; also enables simultaneous computations		

Source: Artificial-intelligence hardware: New opportunities for semiconductor companies, McKinsey



Multi-Billion \$ Semiconductor Opportunity

At both data centers and the edge, demand for training and inference hardware is growing.




Source: Expert interviews; McKinsey analysis

Source: Artificial-intelligence hardware: New opportunities for semiconductor companies, McKinsey



Customization Driving Need From Standard to Custom?

The preferred architectures for compute are shifting in data centers and the edge.




Application-specific integrated circuit.
 Central processing unit.
 Field programmable gate array.
 Graphics-processing unit.
 Source: Expert interviews; McKinsey analysis

QuickLogic


Tradeoffs in Semiconductor Design

Flexibility & Customization





"Traditional Semiconductor Design" Cost Inhibits Innovation



Favors large players or billion-unit markets



A Broken Semiconductor Economic Model for IoT


- If IoT is a 100B unit / \$10T market, that is roughly \$100 per unit
- Main processor is approximately 2-3% of that \$100 per unit, ~\$2-3
- If it costs \$50M to design and build that chip, companies must sell at least 25M-50M just to break-even
- How many 50M unit markets are there in IoT?



Changing the Calculus

What If We Drove Down Chip Design Costs by 10X?

- Reducing development cost to <\$5M would reduce required shipments to 2.5M units for payback on investment
- Enables more innovation and customization





Focus on mass customization & narrow optimization? Bring the agility of software to semiconductor design?

Leverage the power of open source?


In "post-Moore" era, Hardware Needs to be Nuch Vore Like Software

MVP 1:

MVP 1: Improve Dev and Cost by 10X Constraint #1: Use Open-Source where Possible Constraint #2: Automate, Automate, Automate

Starting Point: ETH Zurich "Arnold" Test Chip Platform








Arnold – Heterogenous, Energy-Efficient Architecture


- Features
 - RISC-V General Purpose Processor
 - 512 KB Onboard Memory
 - Broad set of peripheral I/O with memory access via µDMA
 - Tightly coupled eFPGA that supports
 - Direct connection to I/O
 - Shared memory accelerator interface
 - I/O filtering functions
 - Config and control interface to/from system
- Benefits
 - Energy efficient architecture enables flexibility to implement hardware partitioning of software requirements
 - Lower unit cost than vs discrete MCU / discrete FPGA implementations
 - OTA hardware upgrades
 - Lower NRE cost vs 'spinning an ASIC' for each derivative






Case Study – Human Presence Detection

 Presence detection (aka Visual Wake Words) application using TensorFlow Lite for Microcontrollers (TFLu): (<u>https://arxiv.org/abs/1906.05721</u>)





Arnold2 and TFLu Person Detection – eFPGA Use Case

- Basic facts:
 - TFLu model: 230KiB
 - TFLu arena: 95KiB
 - ROM seg: 308KiB
 - <u>RAM seg:</u> 116KiB
 Total: 424KiB
- Basic facts: inference
 - 7.072M MAC per inference
 - 134M clock cycles per inference
 - 3.66fps at 492MHz (11.2mW)
 - ➔ 19 clock cycles per MAC


- Two main users of MACs
 - Conv_2d → 6,193,902 MAC

Use eFPGA for offloaded conv_2d

- Three main benefits
 - 1. State machine handles loops and addressing
 - \rightarrow Saves 19 clocks per MAC
 - 2. Multiple MACs in parallel
 - ${\rightarrow}8$ in Arnold with possible 2X increase
 - \rightarrow Coefficients cached in local memory
 - \rightarrow Saves memory bandwidth and power



Arnold2



- Coefficients moved into local memory
- Activations streamed from main memory, thru MACs and back to main memory
- 13x speedup
- 31x better energy efficiency



Measured Value


QuickLogic

<u>Node</u>	<u>MACs</u>	<u>ConvSW</u>					<u>ConvHW</u>		<u>#clocks</u>	MACs/CLKS	speedup
		<u>mSec</u>	<u>mSec</u>	<u>mSec</u>	<u>mSec</u>		<u>mSec</u>	<u>mSec</u>			
2	294,912	20.08	20.04	20.32	20.34		1.42	1.41	69,251	4.3	14.3
4	294,912	17.55	17.53	17.65	17.68		1.10	1.10	53,507	5.5	16.0
6	589,824	32.65	32.57	32.73	32.72		2.05	2.05	100,099	5.9	15.9
8	294,912	16.27	16.28	16.37	16.36		1.06	1.06	51,587	5.7	15.4
10	589,824	31.31	31.29	31.44	31.44		2.04	2.04	99,715	5.9	15.4
12	294,912	15.67	15.68	15.73	15.73		1.14	1.14	56,003	5.3	13.7
14	589,824	30.71	30.73	30.77	30.81		2.25	2.24	110,290	5.3	13.7
16	589,824	30.74	30.71	30.79	30.77		2.24	2.24	110,290	5.3	13.7
18	589,824	30.72	30.72	30.78	30.78		2.25	2.24	110,290	5.3	13.7
20	589,824	30.75	30.69	30.77	30.78		2.24	2.24	110,290	5.3	13.7
22	589,824	30.69	30.75	30.78	30.79		2.24	2.24	110,290	5.3	13.7
24	294,912	15.33	15.37	15.39	15.39		1.61	1.62	79,760	3.7	9.5
26	589,824	30.39	30.41	30.49	30.40		3.22	3.22	158,668	3.7	9.5
Total	6,193,152	332.86	332.77	334.01	333.99		24.85	24.84	1,220,040	5.08	
										63%	
	Software Conv2d @ 456 MHz for 13 convolutions = ~333 mS										
		Hardware Accel @ 50 MHz = 24.84mS 13.4 times improvement									

1/ expect to increase to 75% efficiency
2/ measured 75MHz → 20x speedup; most recent measured timing 88MHz


- S/W at 456 MHzFPGA at 50MHz
- Avg 5 MAC/clock
 → 63% efficiency¹
- 13.4x speedup²
- S/W 10.4mW → 3,467μJ
- FPGA 4.5mW
 → 112μJ
- 31x energy efficiency

Creating MVP






QuickLogic eFPGA IP Development Workflow






QuickLogic Aurora FPGA User Tools

- Leveraging Open-Source Tools where possible
- Contribute to improvements in Open-Source Tools for greater community
- Enable compatibility with 3rd Party tools for broader use
- Adapt for new, domain-specific architectures






Thank you to U of Toronto, Amin Mohaghegh and Vaughn Betz



QuickLogic



Synthesis

Copyright © 2023 QuickLogic, Inc. All rights reserved.

3rd Party

Open-Source

Commitment to Fostering The Next Generation



Copyright © 2023 QuickLogic, Inc. All rights reserved.

What's Next?

Domain-specific Variants

Customized eFPGA/FPGA for Operating Environments

Operating Environments

- High Reliability
- Ruggedized / Extreme Environments
- Often requires using custom ASIC cell librarires



Customized eFPGA/FPGA for Specific Workloads

Customizing for Specific Workloads

- New eFPGA/FPGA architecture features
- Optimizing the routing tracks for the workloads
- Optimizing the features ratios for the workloads
- May require different configuration memories
- May require different configuration architectures / tools



Conclusions

100% Open-Source Flow is Great...

But Commercialization Requires Additional Contributions...

Recommendations




How do we overcome NH?

Continue to improve QoR of User Tools?


A Glimpse Into the Future – Designing with your Smartphone

https://www.youtube.com/watch?v=bRrJqL3NGIg









(i) Start presenting to display the poll results on this slide.



Want to build FPGAs / eFPGA IPs?

Email me: faith@quicklogic.com